Abstract-In this work, a tunneling field-effect transistor (TFET) based on heterojunctions of compound and Group IV semiconductors is introduced and simulated. TFETs based on either silicon or compound semiconductors have been intensively researched due to their merits of robustness against short channel effects (SCEs) and excellent subthreshold swing (SS) characteristics. However, silicon TFETs have the drawback of low on-current and compound ones are difficult to integrate with silicon CMOS circuits. In order to combine the high tunneling efficiency of narrow bandgap material TFETs and the high mobility of III-V TFETs, a Type-I heterojunction tunneling fieldeffect transistor (I-HTFET) adopting Ge-Al x Ga 1-x AsGe system has been optimized by simulation in terms of aluminum (Al) composition. To maximize device performance, we considered a nanowire structure, and it was shown that high performance (HP) logic technology can be achieved by the proposed device. The optimum Al composition turned out to be around 20% (x=0.2).
I. INTRODUCTION
Recently, tunneling field-effect transistors (TFETs) are gaining popularity due to their subthreshold swing (SS) and transconductance characteristics outperforming the conventional FETs [1] [2] [3] . On the other hand, it has been pointed out that silicon-based TFETs have rather low on-state current (I on ), which makes it less competitive in high performance (HP) applications. This weakness can be mostly overcome by switching silicon to narrower bandgap material for higher tunneling efficiency at the source side and the channel material to semiconductor of high electron mobility [4] [5] [6] . In order to integrate these materials with silicon CMOS circuits, lattice mismatches should be resolved above all. Ge is a good material because of its integratability with silicon (by using a Si x Ge 1-x buffer layer) and its small bandgap for improving tunneling efficiency so that it can be used for a source side material. The device active region, Al x Ga 1- heterojunction structures and the interface of Ge-Al x Ga 1-x As forms a straddling one, Type-I, where
, and E G (M 1 )<E G (M 2 ). E C , E V , and E G mean conduction band minimum, valence band maximum, and bandgap energy, respectively. Fig. 1 shows an energy band diagram for a Type-I heterojunction. This scheme realizes a TFET device with an enhanced I on and a suppressed off-state current (I off ). In this work, a comparative study on Type-I heterojunction TFET (I-HTFET) with homojunction TFETs based on various materials and an optimum design for an I-HTFET of GeAl x Ga 1-x As-Ge system were performed by 3D device simulation to meet the HP requirements predicted by the most recent technology roadmap [7, 8] . Fig. 2 illustrates a schematic view of the proposed I-HTFET device. Source and drain (S/D) junctions are made from Ge and the vertical channel from Al x Ga 1-x As. Table I summarizes the process parameters and critical dimensions of the device.
II. STRATEGIES IN DEVICE DESIGN
The channel length, radius of the nanowire, and gate oxide thickness were 50 nm, 10 nm, and 2 nm, sequentially, which were invariantly used while other parameters might be controlled in simulation works. p + source and n + drain were doped with a concentration of 1 × 10 20 cm -3 , and the channel was lightly doped with ptype 1 × 10 14 cm -3 to be nearly intrinsic. The primary design parameter was Al composition (x) and it was varied from 0 (GaAs) to 0.4 with 0.05 step. A composition higher than 0.4 resulted in severe degradation of I on , or equivalently, impermissibly high threshold voltage (V th ) for HP applications, which was the reason that an upper limit of 0.4 was considered. For higher reliability of device simulation results, multiple mobility models were included, and quantum tunneling and nonlocal band-to-band tunneling (BTBT) models capable of accurate and consistent prediction of BTBT currents without adjusting model parameters were used [9] . Drain currents (I D 's) were normalized by a unit width in all the I D -V GS curves. For simple conversion, a device width was presumed to be the circumference of a nanowire. V th 's were extracted by a constant-current method which is more practical for evaluating HP logic devices compared with other methods. The reference read current was assumed to be I D,ref =10 -7 A/μm.
III. SIMULATION RESULTS

Advantages over Homojunction TFETs
Fig . 3 compares the I D -V GS curves from homojunction TFETs of which materials are Si, Ge, and GaAs. Also, a simulated transfer curve from a heterojunction TFET having p + Ge source, Si 0.6 Ge 0.4 channel, and Si drain in a previous research has been brought to make comparisons with the proposed device [10] . The channels of all the TFETs are intrinsic while S/D have different doping concentrations.
As shown in Table I , p + and n + Ge S/D doping more or less the same with that of a Si device since the larger E G of GaAs substantially degrades the BTBT probability. SiGe is also gaining much popularity as a channel material for HTFET devices [10, 11] . Ge source for higher tunneling efficiency and Si drain for suppressing I off more effectively can be grafted to improve the device performances [10] . In that case, I on converges to that of Ge TFET while I off is kept as low as that of Si TFET as shown in Fig. 3 , which is the best performance achievable by the group-IV semiconductor materials. The proposed device with Ge-AlGaAs-Ge heterojunctions shows performances comparable to those of SiGe HTFET. For a good comparison, no Al composition was introduced to match the V GS ' where the minimum I off 's appear. The proposed device shows higher I on and steeper switching. I on is determined by the combinational effect of magnitude of E G for BTBT at the source-to-channel junction and electron mobility in the channel. One drawback of Ge TFET is high I off as confirmed by Figs. 3 and 4 . A smaller E G of Ge increases the tunneling current by gate-induced drain leakage (GIDL) at the channel-to-drain junction when a negative gate voltage is applied. Fig. 4 shows I D -V GS curves for a Ge TFET and the proposed I-HTFETs based on GeAl x Ga 1-x As-Ge system for x=0, 0.15, and 0.3, where the Ge-GaAs I-HTFET shows the even higher I on . The current drivability is degraded as x increases. For x=0.15, I on 's of a Ge TFET and a Ge-Al x Ga 1-x As-Ge I-HTFET are comparable but I off of the latter is much lower, only a few fA/μm. By introducing more Al atoms, E G gets larger, which is strategic for suppressing I off , but on the other hand, the electron mobility is degraded, which lowers I on . It is known that the electron mobility is monotonically decreased up to x=0.45 [12, 13] . figure reveals that the effective distance between E C of n + drain region and E V of the intrinsic channel becomes larger for the I-HTFET. This bandgap engineering effectively lowers the BTBT probability for the valence electrons into the n + drain region, which prominently suppresses I off as previously shown in Fig. 4 . Consequently, the analysis results support that introducing a heterojunction formed by Ge and Al x Ga 1-
x As enables to expect improved I on by higher BTBT probability due to a small E G of the source-side Ge and high electron mobility of Al x Ga 1-x As channel while keeping I off sufficiently low by a large E G of Al x Ga 1-x As which reduces GIDL at the same time. , an offstate current at a standby mode. The specified upper limit is 100 nA/μm, which accordingly sets a lower limit in Al composition to be 12%. Finally, The dotted box defines the range of permissible Al compositions, 0.12≤ x≤0.25. Judging from the results made so far on the fundamental direct current (DC) parameters, SS, V th , I on , and I off , it is concluded that the optimum Al composition needs to be around 20%.
Design Optimization of the Nanowire I-HTFET
IV. CONCLUSIONS
In this work, a Type-I (straddling) heterojunction nanowire tunneling field-effect transistor (I-HTFET) with a channel length of 50 nm based on Ge-Al x Ga 1-x AsGe structure has been proposed and simulated for an optimized device design with Al composition as a design variable. The optimum value was found to be around x=0.2 in terms of the primary device parameters for HP logic technologies. Due to its siliconcompatibility and capability of achieving high current drivability, extremely low leakage, and excellent swing characteristics, the proposed I-HTFET is believed to be a promising candidate device for the advanced CMOS integrated circuits. 
